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Abstract- Recently, the power supply network with 
energy storage devices such as battery has been 
focused. This network topology uses bi-directional 
isolated DC-DC converter of low or medium capacity is 
required for the diversification of power supply 
network. The dual active bridge (DAB) DC-DC 
converter is one of the effective bi-directional isolated 
DC-DC converters. However, the circuit has some 
instinct problems such as degradation of power 
efficiency and the occurrence of the surge in light-load 
operation. In this paper, we have been done a static 
characteristic analysis and highly power-efficient 
technique for DAB DC-DC Converter at light load. 
Also the analysis results and the proposed technique 
are verified with some experimental results. 
I.   INTRODUCTION 
Recently, the bidirectional dc-dc converter has been 
focused on because of the huge demand for diversification of 
power supply network including battery. The DAB dc-dc 
converter is one of the most popular circuits for bidirectional 
applications because of its simple structure. Some examples 
are for UPS [1], for automotive [2]-[4] and for energy storage 
system [5]. The one of the feature is achieving zero volt 
switching (ZVS) in natural operation. However, hard 
switching and/or power efficiency at light load condition is 
the intrinsic problem [6]. Some research have been done to 
solve the problem, for instance, use of resonant type 
converter with snubber circuit [7], silicon carbide (SiC) 
power device and new magnetic materials [8], and  Quasi-
ZCS operation with LC filter [9]. Furthermore by applying 
switching modulation, DAB converter works in wide range of 
input voltage and load condition [10]-[12]. These objectives 
of switching modulation controls are to regulate voltage and 
satisfy load variation [10], to expand soft switching region 
[11], and minimize the total power losses [12]. However, the 
problem of switching surges reduction was not addressed. In 
[13], the novel switching surge reduction technique is 
proposed and confirmed with some analysis and experimental 
results. And also, the results of power efficiency 
improvement of the light load were described.  
In this paper, the detailed analysis of the technique is 
described and confirmed with some experiments.  
II. CONVENTIONAL OPERATION OF A DAB DC-DC 
CONVERTER 
Fig. 1 shows the circuit schematic of the basic DAB dc-dc 
Fig. 1.  The circuit schematic of DAB dc-dc converter. 
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converter. Fig. 2 shows the operating waveforms with the 
conventional operation [14]. In the conventional operation, 
the output power is operated by the phase-shift shown as φ 
between the primary voltage vP and secondary voltage vS of 
transformer. Fig. 3 shows the phasor diagram. VP, VS, VL, and 
I are phasor symbols for vP, vS, vL, i, respectively. When VS is 
lagging VP in forward power flow mode (Fig. 3 (a) and (b)), 
and when VS is leading VP, it is operated in reverse power 
flow mode (Fig. 3 (c)). 








P outino  (1) 
The output power can be controlled with the phase 
difference φ. The waveform of the current i is changed by the 
load condition. In this paper, current i crossed the zero line in 
the state 2 is defined as a light load, and current i crossed the 
zero line in the state 1 is defined as a heavy load as shown in 
Fig. 2. 
III. INTRINSIC SURGES PROBLEM OF A DAB DC-DC 
CONVERTER 
As mentioned in above, well known problem of a DAB 
DC-DC converter is hard switching in the light condition. 
However, previous researches haven’t been addressed about 
the switching surges problem. It is caused by the reverse 
recovery effect of the diode. Fig. 4 shows - Po. The 
switching surges occur at light load range of this figure. 
Fig. 5 shows the generation mechanism of switching 
surges when Vin > Vout. The surges voltage occurs in the 
transition from State 1 (3) to State 2 (4), repeatedly. Cd is the 
parasitic capacitance of diode which is connected in parallel 
with the ideal diode, and Lwire is parasitic reactance. At the 
light load condition, the diodes D4 is conducting in state 1. 
Then the switches Q3 is turned on when state changes from 
State 1 to State 2. At this instantaneous moment, the diode D4 
is switched from a forward bias condition to a reverse bias 
condition, immediately. And the switching surges are 
Fig. 4.  - Po (Vin=150V) [13]. 
(a) State 1 
 (b) State 2 



























(a) Light load (b) Heavy load 
Fig. 2.  Conventional operating waveform. 
(a) (b) (c)
Fig. 3.  Phasor diagram [13]: (a) Forward power flow mode 
(light load); (b) Forward power flow mode (heavy load); 
(c) Reverse power flow mode. 
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occurred with the resonance of Cd and Lwire due to reverse 
recovery phenomenon. With the same reason, when Vin < Vout, 
the surges occurs in the transition from State 2 (4) to State 3 
(1) on the primary side. 
Commonly, to protect the switches from the switching 
surges, snubber circuit are applied. However, the power loss 
at the snubber circuit can’t be ignored at the light load 
condition. The other way, the resonant converter type is also 
popular, but the additional components are needed [9]. 
IV. PROPOSED OPERATION METHOD
We have proposed the software-based compensation 
method for basic DAB dc-dc converter topology. It can be 
reduce the switching surges at the light load, without any of 
additional circuits such as the snubber circuits or resonant 
circuits [13]. Fig. 6 shows idealized waveform of the pro-
posed operating method. When Vin < Vout, as it can be seen 
from the waveforms, the direction of primary side current of 
transformer i during each on-time of Q1 and Q2 is restricted to 
avoid the crossing the zero line. Due to the restriction, the 
zero-current-switching can be realized for Q1 and Q2, 
respectively. The ideal static analysis has been done as 
follows. This converter has six operational states in one 
switching period for each of the buck and boost mode 
operation, respectively. The each element is treated as ideal 
in equivalent circuit. 
The detailed description of the ideal circuit is revealed in a 
previous paper [13]. Therefore, only the results are shown in 
this paper. 
A.   Buck Mode Operation in Light Load 
In buck mode, the primary side switches Q1 and Q2 are 
turned-on twice in the period. Firstly, Q1 and Q2 are turn-on 
at t = 0 and Ts/2. Secondly, they are turn-off at t = A and Ts/2 
+ A. Thirdly, they are turn-on at t =  and Ts/2 + . Fourthly, 
they are turn-off at t = Ts/2 and Ts. 













  (b) Boost mode 
Fig. 7.   – Po (conventional operation and proposed operation). 
Fig.8.  Masked drive signal generating mechanism. 













 The conventional operation
 The proposed operation
 Both
(a) Buck mode             (b) Boost mode  (a) Buck mode 













 The conventional operation







Figure 9. Equivalent circuit : 
(a) state 1; (b) state 2; (c) state 3; (d) state 4; 
B.   Boost Mode Operation in Light Load 
In boost mode, the secondary side switches Q3 and Q4 are 
turned-on twice in the period. Firstly, Q3 and Q4 are turn-on 
at t =  and Ts/2 + , respectively. Secondly, they are turn-off 
at t = B and Ts/2 + B. Thirdly, they are turn-on at t = Ts/2 and 
0. Fourthly, they are turn-off at t = Ts/2 +  and . 










C.   Output Power Control in Light Load 
The ideal analysis for both of buck and boost mode 
operation can be done for power. For the ideal analysis result, 















In buck mode, X = A, and in boost mode, X = φ. 
D.   Output Power Control in Heavy Load 
In the light load, with the output power increasing, the 
periods of which all switches turned OFF (A ~ , + A ~ + 
, B ~  + B ~ 2) becomes shorter. A equal to  or B 
equal to  is the boundary between light load and heavy load. 
Therefore, in the heavy load condition, the only conventional 
phase-shift operation is active. From the results, it can be 
seen that it is possible to control the output power seamlessly 
despite of the load condition. Relationship  and Po of 
conventional and proposed operation is shown in Fig. 7. 
E.   Pulse Generating Method 
Fig. 8 and Fig. 9 show the generating mechanism of 
proposed driving signal. As mentioned above, the gate signal 
is the combination of the phase shift signal and the masked 
signal.  The mask width is calculated and controlled by (2) 
and (3), respectively. 
V.   LOSS INCLUDED ANALYSIS OF CONVENTIONAL 
OPERATION 
Equation of the output power (1) was equation for the ideal 
state without consideration of the conduction loss of the body 
diode and switch and the parasitic resistance of the 
transformer. This chapter will be described analysis of static 
characteristics in consideration of these losses. In order to 
analyze and make some definitions, in the operation 
waveform of Figure 2, both of light load and heavy load can 
be divided into four states. Since the basic operation of two 
half cycles are symmetric, only the first half cycle is 
explained. To analyze the characteristics of the circuit, 
Extended State-Space Averaging Method [16] is applied. 
In order to simplify the loss analysis, loss is defined as rloss. 
Equivalent circuits corresponding to each state in buck mode 
operation are shown in Fig.9, where 
ov̂  is the low-frequency 
component of Vo. 
For analysis, solving for iL and ic, 
for 
sDTt 0  (state 1) 








1  .  (5) 
Integration of eq.(5) is 
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Linear approximation of eq.(6) is 
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for  tDTs  (state 2) 




























































In one cycle in the steady state, the current flowing through 
the leakage inductance is positive and negative symmetry 
operation. The operation of the state3 and State4 is equivalent 
to positive and negative symmetry to the operation of the 
state1 and state2 Therefore, the analysis was performed only 
for half cycle. 
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It is possible to determine the initial value of the circuit 
using the eq. (12). 
      












Next, deriving for the average current in the output capacitor 
of the state1 and state2.The average value of v in each state is 
calculated with 
 
      















































   
      

























































































while  lossrL 2 ,  lossrL 2 ,    lossrL 24  and 
   lossrL 24 . 
The results of static characteristics are obtained by letting
0/ dtvd o
 (therefore 0ˆ  dtvdCi oco ). 
The output power Po is 

































































































































When the rloss = 0 in equation (16), is found to be obtained 
the same equation as the equation (1). Fig.10 shows the 
characteristics of changing the value of rloss. We can see the 
effect of rloss on the output power Po by Fig.10.              
VI. LOSS INCLUDED ANALYSIS OF PROPOSED OPERATION
To analyze the characteristics of the circuit, Extended 
State-Space Averaging Method [16] is applied again. 
The analysis has been done for each of buck mode and 
boost mode operation, respectively. In order to simplify the 
loss analysis, loss is defined as rloss. 
A.   Buck Mode Operation 
Equivalent circuits corresponding to each state in buck 
mode operation are shown in Fig. 11, where 
ov̂  is the low-
frequency component of Vo. Da = (A – 0)/Ts, Db = ( - A)/Ts, 
Dc = ( – /Ts in Fig. 6 (a). For ease of analysis, the 
calculation has been performed in a half of the switching 
period because of the symmetric behavior of the circuit 
topology.  
For analysis, solving for iL and ic, 
for At 0  (state 1) 




















  (17) 
(16)
Figure 10. - Po 
(conventional analysis and proposed analysis). 
(a) State 1 
(b) State 2 
(c) State 3 
Fig. 11.  Equivalent circuit of buck mode operation. 



























































   (22)
From Fig. 6, it is clear that Da + Db + Dc = 1/2, iL(0)=-iL() 
and iL(A)=0. Using the preceding relationships, 































































































  (28) 
The results of static characteristics are obtained by letting 
0/ dtvd o



























  (32) 
B.   Boost Mode Operation 
Equivalent circuits corresponding to each state in boost 
mode operation are shown in Fig. 12. For analysis, equation 
is formularized for each state. Da=( – 0)/Ts, Db=(B - )/Ts 
and Dc=( - B)/Ts in Fig. 6 (b). 




























































From Fig. 6, it is clear that Da+Db+Dc=1/2, and iL(B)=0. 



































The results of static characteristics are obtained by letting 
0/ dtvd o
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(a) State 1 
(b) State 2 
(c) State 3 
Fig. 12.  Equivalent circuit of boost mode operation. 
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TABLE I 
  SPECIFICATION OF DAB DC-DC CONVERTER 
Item Symbol Specification
Transformer 
1) Turns ratio A 1:1 
2) Leakage inductance (primary-referred) L 110μH 
3) Series resistance (primary-referred) rs 2Ω 
Converter 
1) Rated output power Po 1kW 
2) Rated input direct voltage Vin 150V 
3) Rated output direct voltage Vout 150V 
4) Switching frequency fs 20kHz 
5) Absolute maximum ratings of 
IGBT collector-emitter 
vCE 600V 
6) On resistance of IGBT rt 50mΩ 
7) Absolute maximum ratings of diode iF 30A 
8) Forward voltage of diode vF 0.8V 
9) Recovery time of diode trr 0.1μs 
VII. EXPERIMENTAL RESULTS
In order to select the value of rloss, we perform some 
experiments with the prototype circuit. The main circuit is 
DAB dc-dc converter without additional circuits like snubber 
circuit. We had closed-loop-operation experiments with DSP 
TI TMS320F28335. And, also the value of A and B are 
manually supplied in this experiment. Experimental 
parameters are shown in Table I. Dead time of each switch is 
set as 1s. 
A.   Power Efficiency 
Fig. 13 shows the power efficiency results for the both of 
the conventional and the proposed operation. It can be seen 
that the power efficiency of buck mode can be apparently 
improved by up to 37% using the proposed operation at 
100W as shown in Fig. 13 (a). It can be seen that the power 
efficiency of boost mode can be apparently improved by up 
to 30% at 100W as shown in Fig. 13 (b). 
B.   Estimating the Value of Loss 
Fig. 14 shows  - Po of analysis and experimental results. 
The value of rloss for the conventional operation is for the 
analysis is set to 2.0The value is the measurement result of 
series resistance rs of the transformer as shown in Table I 
measured with LCR meter Agilent 4263B.  
The value of rloss for the proposed operation is calculated 
with averaged equivalent resistance with the averaged power 



















































where D is the conduction time ratio of switching term in no 
load condition and T is the half of switching term.  
  From the calculation results, rloss of the proposed operation 
is calculated as the averaged equivalent resistance as 
sloss rDr
3= .                                (46)
From the result of our optional experiment, D is obtained 
as 0.5 ohm. Therefore, the rloss for the proposed operation is 
set as 0.25 ohm. 
Comparing loss including analysis and experimental results, 
the root mean square was in 4％ both of boost mode and 
buck mode. 
VIII. CONCLUSION
By the analysis of the circuit operation and the some 
experiments, the validation of the proposed operation for 
DAB dc-to-dc converter is revealed. Form the analysis, Po 
can be calculated with the loss included analysis for both of 
the conventional and the proposed technique. The analysis 
results are well matched with the experimental results. 
Applying the two modes which are proposed operation in 
light load and conventional operation in heavy load, the 
circuit can be operated in the full load range. 37% maximum 
power efficiency improvement can be confirmed at light load. 
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